Microprocessor Applications

Prof M.P.Gough m.p.gough@sussex.ac.uk

Syllabus :

Microprocessor architecture,

Organisation & operation of microcomputer systems. Hardware and software interaction. Programme and data storage. Parallel interfacing and programmable ICs. Serial interfacing, standards and protocols. Analogue interfacing. Interrupts and DMA. Microcontrollers and small embedded systems. The CPU, memory and the operating system. **Teaching Methods:**

2 lectures / week

Exercises/examples reviewed in workshops weeks 3,5,7,9

Research for handed in assignment (Week 10)

Assessment:

Written Assignment Unseen Examination 20% Week 10 (March) 80% June


Reading List

- Alan Clements. 2000. The Principles of Computer Hardware, Oxford, 3rd edition. (A number are available for loan from the Engineering & Design Department Office)
- For assessment exercise: Various manufacturer's microprocessor and microcontroller datasheets and user documentation downloadable from the internet.
- For lecture notes I have used the above Clements + others below Note: these are not recommended for buying The 68000 Microprocessor Family, M.A.Miller,1992 MacMillan Digital Fundamentals, Floyd, 2006, Pearson International Computer Engineering Hardware Design, M.Manno, Prentice Hall Microcomputer Interfacing, H.Stone, ddison Wesley
 - + various datasheets from web
 - e.g. 68HC000 = CMOS 68000 version

Course comprised of 8 topics:

- 1. Review Architecture & Programming of Microcomputer Systems
- 2. Programme and Data Storage
- 3. Parallel Input & Output Peripheral Devices
- 4. Interrupts
- 5. Serial Input and Output
- 6. Analogue I/O
- 7. Microcontrollers for Small Embedded Systems
- 8. CPU, Memory, and the Operating System

Typically Microprocessor within an Embedded System: Where Hardware meets Software




(Link to other systems)

- Principal function(s) controlled by microprocessor embedded within it
- Computer (microprocessor or microcontroller) hidden from view
- Purpose designed for particular application (PC is really a general purpose computing machine rather than an embedded system)
- Embedded computer takes input variables from controlled system
- Computes output variables to control system
- Sometimes autonomous, or sometimes interaction with user or sometimes interaction with other systems

The Microprocessor System Overview

Microprocessor System



In this course the 68000 or 68HC000 processor is used to demonstrate aspects of the device hardware interface and software device access

Part 1.

Review Architecture & Programming of Microcomputer Systems:

- CPU architecture 68000 example
- Programming model and instructions (reminder of 1st year)
- Microprocessor and the system bus
- Connection to memory & I/O devices
- Microcomputer organisation, signals and timing
- System architectures

68000 Example.

(or 68HC000)

Internal Software Program Model:

8 data reg	isters 32bits wide 16 15 8 7 ⁰
	DO
	D1
	D2
	D3
	D4
	D5
	D6
	D7
7 address a	

7 address registers 32bits wide

A0
A1
A2
A3
A4
A5
A6

As a reminder of last year's microprocessor programming –

Quick review of instructions

follows....

User Stack Pointer	A7
Supervisor Stack Pointer	A7'

Program Counter

15

0

Status Register

Reminder: Move Instructions

A)MOVE General form:

MOVE.<data size> <source effective address>,<destination effective address>

Data size: B=Byte(8bits); W=Word(16bits); L=Long Word(32bits)

Some examples of types of addressing-

Register Direct : MOVE.W D2,D3 moves lower 16bits D2→D3

Address Register Direct: MOVEA.W D3,A0 moves lower 16bits with sign extension

Address Register Indirect: MOVE.L (A1),D0 32bits from memory pointed to by A1-> D0

Address Register Indirect with Displacement: MOVE.<size> displacement16(An),Dn MOVE.W \$4(A0),D2 D2 ← memory at location given by (contents of A0 + 4)
Absolute: MOVE.L \$C02E,D5 loads D5 with 32bit data word from location \$FFC02E
Immediate: MOVE.L #\$30,D2 loads D2 with immediate data (fills with leading zeros)
Address Register Indirect with Predecrement/Postincrement:

e.g. MOVE.B –(A3),D3, MOVE.L (A0)+,D4, MOVE.W D4,(A2)+ **Reminder: Arithmetic & Logic Instructions**

B) Arithmetic Instructions

ADD.<data size> <ea>,Dn Dn=Dn+<ea> and similarly for SUB (subtraction)

MULU <ea>,Dn Dn ← <ea>lower word x Dn lower word similarly for DIVU (division)

C) Logical Instructions

- **ASL**, Arithmetic shift left (Isb $\leftarrow 0$)
- **ASR**, Arithmetic shift right (old msb \rightarrow msb)
- **LSR**, Logical shift right $(0 \rightarrow msb)$
- AND, Logical AND
- **OR**, Logical OR
- **NOT**, all bits complemented $0 \leftarrow \rightarrow 1$

Reminder: Programme Control Instructions

D) Program Control / Branch

BRA <relative address or label> unconditional jump in programme

JMP <ea> unconditional jump to location specified by effective address

Bcc <relative address or label> conditional jump where cc is flag condition. e.g BCC=branch if carry clear, BCS=branch if carry set Bcc often used after CMP – compare two data values

NOP no operation, time waster

E) Use of Stack / Subroutines

BSR, JSR unconditional branch/jump to subroutine (next programme address→stack)

RTS Return from subroutine (changes programme counter to value previously saved on stack)

.....plus many other instructions.

Back to 68000 Programmer's

Model \rightarrow

Programme instructions intensively use the 8 data registers and 7 address registers in the CPU as intermediate data products or temporary variables in the course of processing data to / from the external world via external devices.

a data register		~
<u>31 16</u>	15 8	7 0
		DO
		D1
		D2
		DЗ
		D4
		D5
		D6
		D7

20h:4-


7 address registers 32bits wide

A0
A1
 A2
A3
 A4
 A5
A6

User Stack Pointer	A7
Supervisor Stack Pointer	A7'

Program C	ounter	
	15	0
	Status Register	

So where are these located relative to the typical system hardware?



COMPUTER BLOCK DIAGRAM

Each device connects to:

- a) Data bus
- b) Address bus
- c) Control lines

Control lines determine:

 i) signals timing for correct operation
 ii) device selection/activation

iii) data flow direction.

Only two devices allowed to communicate at any one time to avoid bus contention.

Thus data move operations mostly one of these 4 types:


- i) Memory --> CPU or
- ii) CPU --> Memory or
- iii) I/O -->CPU or
- iv) CPU -->I/O.
- [Also a fifth type: Direct Memory Access I/O ←→ Memory but requires special DMA bus controller see later]

1 D4 Physical D5 64 2 D3 68000 D7 62 4 D1 Chip D8 61 5 D0 Chip D8 61 6 AS External pins D1 59 7 UDS D0 to D15 16bit data bus D1 58 8 LDS A0 to A23 24bit address bus D1 58 9 RW D14 53 54 54 54 55 54 55 54 55 54 55 54 55 54 55 54 55 54 55 54 55 54 55 54 55 54 55 54 55 55 54 55 55 55 55 55 55 55 56 55 56 55 56 55 56 56 56 56 56 56 56 56 56 56 56 56 56 56 56 57			·····		
2 D3 68000 D6 63 3 D2 chip D8 61 5 D0 D9 60 6 AS External pins D1 59 7 UDS D0 to D15 16bit data bus D1 58 8 LDS A0 to A23 24bit address bus D1 58 9 RW D1 56 D15 54 10 DTACK Chip 16bit data bus D1 56 10 DTACK Chip D14 55 11 BG A0 to A23 24bit address bus D13 56 10 DTACK A0 A2 52 D14 55 13 BR A2 52 A2 52 D15 54 12 BGACK External A2 52 15 52 52 53 52 53 52 54 52 54 52 54 52 54 52 54 52 54 52	1	D₄	Physical	D_5	64
$ \begin{array}{c c c c c c c c } & D_{2} & Chip & D_{3} & 62 \\ \hline 4 & D_{1} & Chip & D_{8} & 61 \\ \hline 5 & D_{0} & D_{1} & Chip & D_{9} & 60 \\ \hline 6 & \overline{AS} & External pins & D_{10} & 59 \\ \hline 7 & \overline{UDS} & D_{0} & D_{15} & 16bit data bus & D_{10} & 57 \\ \hline 9 & RW & D_{15} & 24bit address bus & D_{12} & 57 \\ \hline 9 & RW & D_{13} & 56 \\ \hline 10 & \overline{DTACK} & Dther pins clock & control signals & D_{14} & 55 \\ \hline 11 & \overline{BG} & 22 & 24bit address & 25 & 25 \\ \hline 12 & \overline{BGACK} & V_{88} & 53 \\ \hline 13 & \overline{BR} & A_{20} & 48 \\ \hline 14 & V_{cc} & A_{20} & 48 \\ \hline 15 & CLOCK & External & A_{20} & 49 \\ \hline 17 & HALT & Hardware & A_{20} & 48 \\ \hline 18 & \overline{RESET} & Hardware & A_{10} & 47 \\ \hline 19 & \overline{VMA} & Connections & A_{16} & 44 \\ \hline 22 & \overline{BERR} & A_{16} & 44 \\ \hline 24 & \overline{IPL_{2}} & A_{16} & 44 \\ \hline 24 & \overline{IPL_{1}} & A_{16} & 41 \\ \hline 25 & \overline{IPL_{0}} & A_{1} & A_{16} & 41 \\ \hline 26 & FC_{2} & A_{1} & A_{16} & 41 \\ \hline 26 & FC_{2} & A_{1} & A_{16} & 41 \\ \hline 27 & FC_{1} & A_{1} & A_{10} & 38 \\ \hline 28 & FC_{0} & A_{2} & A_{1} & A_{8} & 36 \\ \hline 30 & A_{2} & A_{1} & A_{2} & A_{6} & 37 \\ \hline 31 & A_{3} & A_{2} & A_{6} & A_{7} & 35 \\ \hline 31 & A_{3} & A_{3} & A_{6} & A_{6} & 37 \\ \hline \end{array}$	2	D3	-	D_6	63
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	3	D ₂		D7	62
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	4	D ₁	cmp	D ₈	61
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	5	Do		D ₉	60
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	6	AS	External pins	D ₁₀	5 9
9 R/W D_{13} 56 10 \overline{DTACK} D_{14} 55 11 \overline{BG} D_{15} 54 12 \overline{BGACK} V_{ss} 53 13 \overline{BR} A_{23} 52 14 V_{cc} A_{22} 51 15 $CLOCK$ External A_{21} 50 16 V_{ss} D_{14} 50 16 V_{ss} D_{14} 50 17 HALT Hardware A_{22} 51 18 RESET Hardware A_{20} 48 18 RESET Hardware A_{16} 44 20 E A_{16} 44 42 21 VPA A_{16} 44 44 22 $BERR$ A_{14} 42 41 42 24 IPL_2 A_{14} 42 41 41 41 41 25 IPL_0 A_{14} 40 41 41 41 41	7	UDS		D ₁₁	58
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	8	LDS	A_0 to A_{23} 24bit address bus	D ₁₂	57
Initial BG Differ prints clock & control signals Differ 54 11 BG D_{15} 54 12 BGACK V_{ss} 53 13 BR A_{23} 52 14 V_{cc} A_{22} 51 15 CLOCK External A_{22} 50 16 V_{ss} Hardware A_{20} 48 18 RESET Hardware A_{10} 48 20 E A_{18} 46 20 E A_{16} 41 21 VPA Connections A_{18} 46 20 E A_{16} 41 42 21 VPA A_{14} 42 41 42 22 BERR A_{14} 42 41 42 24 IPL1 A_{14} 42 41 42 24 IPL1 A_{14} 43 41 43	9	R/W		D_{13}	56
11BGD155412 \overrightarrow{BGACK} V_{ss} 5313 \overrightarrow{BR} A_{23} 5214 V_{cc} A_{22} 5115 \overrightarrow{CLOCK} External A_{21} 5016 V_{ss} V_{cc} 4917HALTHardware A_{20} 4818RESETA194719 \overrightarrow{VMA} ConnectionsA184620EA174521 \overrightarrow{VPA} A164422BERRA164123 $\overrightarrow{IPL_2}$ A144224 $\overrightarrow{IPL_1}$ A134125 $\overrightarrow{IPL_0}$ A124026 FC_2 A113927 FC_1 A103828 FC_0 A93729A1A83630A2A73531A3A634	10	DTACK	Other nine clock & control signals	D ₁₄	55
13 \overline{BR} A_{23} 52 14 V_{cc} A_{22} 51 15 CLOCK External A_{21} 50 16 V_{ss} Hardware A_{20} 48 18 RESET Hardware A_{10} 47 19 VMA Connections A_{18} 46 20 E A_{17} 45 21 VPA A_{16} 44 22 BERR A_{16} 41 23 IPL2 A_{14} 42 24 IPL1 A_{13} 41 25 IPL0 A_{12} 40 26 FC2 A_{11} 39 27 FC1 A_{10} 38 28 FC0 A_{9} 37 29 A_{1} A_{8} 36 30 A_{2} A_{7} 35 31 A_{3} A_{6} A_{7}	11	BG	Other phils clock & control signals	D ₁₅	54
14 V_{cc} A_{22} 51 15 CLOCK External A_{21} 50 16 V_{ss} V_{cc} 49 17 HALT Hardware A_{20} 48 18 RESET Hardware A_{10} 47 19 VMA Connections A_{18} 46 20 E A_{17} 45 21 VPA A_{16} 44 22 BERR A_{16} 43 23 IPL2 A_{14} 42 24 IPL1 A_{13} 41 25 IPL0 A_{14} 42 24 IPL1 A_{10} 38 28 FC0 A_{9} 37 29 A_1 A_8 36 30 A_2 A_2 A_7 35 31 A_3 A_6 34	12	BGACK		V_{ss}	53
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	13	BR		A ₂₃	52
LXternal V_{cc} 4916 V_{ss} HalfHardwareA204818RESETHardwareA194719VMAConnectionsA184620EA174521VPAA164422BERRA154323IPL2A144224IPL1A134125IPL0A124026FC2A113927FC1A103828FC0A93729A1A83630A2A73531A3A634	14	V_{cc}		A ₂₂	51
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	15	CLOCK	External	A ₂₁	50
ImageHaroware A_{19} A_{19} 47 19VMAConnections A_{18} 46 20E A_{17} 45 21VPA A_{16} 44 22BERR A_{15} 43 23IPL2 A_{14} 42 24IPL1 A_{13} 41 25IPL0 A_{12} 40 26FC2 A_{11} 38 28FC0 A_{9} 37 29 A_1 A_8 36 30 A_2 A_3 A_6 31 A_3 A_8 36	16	V _{ss}	External	$V_{\rm cc}$	49
18RESET A_{19} 47 19VMAConnections A_{18} 46 20E A_{17} 45 21VPA A_{16} 44 22BERR A_{15} 43 23IPL2 A_{14} 42 24IPL1 A_{13} 41 25IPL0 A_{12} 40 26FC2 A_{11} 38 28FC0 A_{9} 37 29 A_1 A_8 36 30 A_2 A_3 A_6 31 A_3 A_6 34	17	HALT	Hardware	A ₂₀	48
ZO E A_{17} 45 21 \overline{VPA} A_{16} 44 22 \overline{BERR} A_{15} 43 23 $\overline{IPL_2}$ A_{14} 42 24 $\overline{IPL_1}$ A_{13} 41 25 $\overline{IPL_0}$ A_{12} 40 26 FC_2 A_{11} 39 27 FC_1 A_{10} 38 28 FC_0 A_9 37 29 A_1 A_8 36 30 A_2 A_2 A_7 35 31 A_3 A_6 34	18	RESET		A ₁₉	47
20E A_{17} 4521 \overline{VPA} A_{16} 4422 \overline{BERR} A_{15} 4323 $\overline{IPL_2}$ A_{14} 4224 $\overline{IPL_1}$ A_{13} 4125 $\overline{IPL_0}$ A_{12} 4026 FC_2 A_{11} 3927 FC_1 A_{10} 3828 FC_0 A_9 3729 A_1 A_8 3630 A_2 A_7 3531 A_3 A_6 34	19		Connections	A ₁₈	46
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	20	E	Conneotions	A ₁₇	45
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	21	VPA		A ₁₆	44
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	22	BERR		A ₁₅	43
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	23	IPL ₂		A ₁₄	42
26 FC_2 A_{11} 39 27 FC_1 A_{10} 38 28 FC_0 A_9 37 29 A_1 A_8 36 30 A_2 A_7 35 31 A_3 A_6 34	24	IPL ₁		A ₁₃	41
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	25	IPL₀		A ₁₂	40
28 FC0 A9 37 29 A1 A8 36 30 A2 A7 35 31 A3 A6 34	26	FC ₂		A ₁₁	39
29 A1 A8 36 30 A2 A7 35 31 A3 A6 34	27	FC ₁		A ₁₀	38
30 A2 A7 35 31 A3 A6 34	28	FC ₀		A ₉	37
31 A ₃ A ₆ 34	29	A ₁		A ₈	36
	30	A ₂		A ₇	35
32 A ₄ A ₅ 33	31	A ₃		A ₆	34
	32	A₄		A۶	33


Summary of the 68000's 64 connection pins: **Vcc** Voltage source (e.g. 5Volts above Vss) Vss Ground **Clock:** system clock input **Buses: D**₀ **to D**₁₅ data bus lines - bidirectional A_1 to A_{23} address bus lines, O/PMain Control lines: **AS**: Address strobe- valid address on A_1 - A_{23} , O/P **R**/**W**: direction of D_0 - D_{15} bus, 1=read, 0=write, O/P **UDS,LDS**: upper/lower data strobe $[A_0]$, O/P [effectively A₀:maps 8bit wide memories to 16 bits] **DTACK**: Data Transfer Acknowledge, I/P slower external devices can cause CPU to wait **RESET**: resets CPU programme counter I/P **HALT**: halts operation(I/P) or indicates failure(O/P) **IPL0-2**: Interrupt request lines I/P Others: **BR,BG,BGACK**: for external DMA control of bus FC0-FC2:monitor: programme, data, interrupt, O/P

E,VMA,VPA,BERR extra signals for interfacing





Main aspects: FC0-FC2=010 indicates program opcode fetch (alternative 001 for data) **Valid address** $\rightarrow A_1$ - A_{23} , UDS,LDS=00 means16bit read (10=d₀₋₇, 01=d₈₋₁₅ only) **Address Strobe**, **AS** allows address bus to be decoded for memory chip select **R**/~**W** stays high throughout as this is a read operation External device/address decode asserts ~DTACK as data placed on bus If memory device is slow ~DTACK assertion can be delayed to provide wait states **D**₀-**D**₁₅ **Data bus** receives valid data from addressed memory before AS returns. 68000 uses a 2-word prefetch, absorbing program fetch cycles within execution cycles



Main aspects: FC0-FC2=001 data memory.

Valid address $\rightarrow A_1 - A_{23}$, UDS,LDS=00 means16bit write (10=d₀₋₇, 01=d₈₋₁₅ only). Address Strobe, AS allows address bus to be decoded for memory chip select. R/~W goes low to indicate this is a write operation,writing D₀-D₁₅ to memory. External device/address decode asserts ~DTACK as device reads data from bus. If memory device slow ~DTACK assertion can be delayed to provide wait states.

System Design

1) Before Designing system decide on requirements:

- Amount of programme memory (ROM)
- Amount of read/write data memory (RAM)
- Number & type of I/O ports
- Other system and peripheral components as needed
- 2) Software must be considered.
- Then individual component types chosen, considering their characteristics (timing, voltage levels,etc) & requirements
- 4) Circuit wiring, board design & board layout completed

Part 2. Programme & Data Storage

- Types of memory device
- Connecting memory to the processor
- Memory device address decoding

Types of Memory

Random Access Memory, RAM (data volatile- lost on power off)

RAM used for data, can be written to & read from

- Static RAM each bit stored in simple circuit of a few transistors, e.g. flip-flop
- Dynamic RAM- each bit stored as charge on a single transistor gate but needs refresh circuitry as gate is a *leaky* capacitor and data lost otherwise

SRAM faster, takes more power, less dense \rightarrow expensive, but easy to use

DRAM simpler, lower power, cheaper, requires extra refresh control, more complex to use.


Read Only Memory, ROM (data non-volatile, remains after power cycling)

ROM data remains after power off.

- Mask programmed custom written at manufacture, e.g. PC boot up programme
- PROMS semi-custom- written only once to chip by specialist equipment/co data 0/1 stored as fuses blown/unblown or as OTP (see below)
- EPROM user programmed by EPROM programmer. Data stored as charge on high impedance gates- can be erased by ultra-violet light through window in chip & reprogrammed.

One time programmable, OTP, = version of EPROM chip without window

- EEPROM- similar to EPROM but erased electrically without being removed from circuit. Erased in blocks of memory in system programmable
- Flash memory, similar but simpler \rightarrow very dense memory (silicon hard disc)
- FRAM access as fast as RAM but data non-volatile




Address Decoding

a) General address decoding
 Chip selected by specific combination
 of higher address line values.

b) Linear Address Decoding
Each chip select uses a dedicated
address line- simple for small systems
but wasteful and can lead to bus
contention (>1 device selected at once!!
e.g. A11 & A12 must not both =1)

c) Full Address Decoding
Logic used to provide a maximum number of chip selects from address lines.
E.g. two address lines A11 & A12 have four possibilities (00,01,10,11)→ each combination decoded for a chip select.

Full Address Decoding: Decoder Chip 74138



When chip is not enabled: all 8 outputs high independent of A inputs When chip enabled (~E1,~E2,E3=001) only one output goes low, rest high Inputs A1,A2,A3 select which of 8 outputs goes low

Programme memory : ROM/EPROM Two examples:

M6836 16k x 8 Byte wide Data: DQ_0 - DQ_7 Address: A_0 - A_{13} ~G is Read

~E chip select

Intel 27210 64k x 16 16bit word size


Data: $O_0 - O_{15}$


Address: A₀-A₁₅

~CE is chip select


~OE is enable ouput (read data from ROM)

~PGM for programming data into ROM






0	0	0	X	X	X	X	x	x	X	X	X	X	X	X	X	X	X	X	ROM	0000	0H-0FFFFH
0	0	1										••••					••••		Next De	vice	10000H→
0	1	0															••••		Anothe	r Devi o	ce20000H→



 $U = \overline{U}\overline{D}\overline{S}$ $L = \overline{L}\overline{D}\overline{S}$ X = Variable




Part 3. Parallel I/O and peripheral devices:

- Buffers and latches
- Example input and output devices
- Programmable I/O devices
- Counter-timers

Buffers for digital input port:


Buffers enable to pass at specific times. Single buffer: pin 1 when low passes data from pin 2 to pin3, otherwise high impedance on pin3.




D-type latches used to sample & hold data - latch data.

Combining 8 buffers in parallel provides a means for digital input. When common output control low, data from lines I0 to I7 is passed onto data bus for microprocessor to use (INPUT). ~Output control = logical OR of ~PortCS, ~Bus Read

Latches for digital output port:





OCTAL D-TYPE TRANSPARENT LATCHES


Octal latch can be 8bit Port


8 Latched Lines Q0-Q7

Function Tables


	INPUTS		OUTPUT
οe	с	Q	
Ŀ	н	М	н
L	н	L	- L
۴.	L.	×	Qo
н	x	X	z


Peripheral Interface Adaptor(PIA)





PIO Handshake with external world






Rows scanned with travelling '0' on output port until keypress causes input <1111111 Then key identified by combination of known position of '0' on O/P port and measured position of '0' on I/P port.

Code for keyboard scanner/reader

ORG \$002000

	•				
Xlines	EQU \$008000	;Output port for rows			
Ylines	EQU \$008002	;Input port for columns			
	MOVE.B #%01111111,D0	;Initial X value with '0'			
	MOVE.B #-1,D1	;Preset X counter = -1			
XLOO	P ROL.B #1,D0	;Rotate position of '0'			
	ADD.B #1,D1	;Increment X counter			
	AND.B #%00000111,D1	X counter is modulo 8 (values 0-7 only)			
	MOVE.B D0,Xlines	;Output X value to keyboard			
	MOVE.B Ylines,D2	;Read Y value from Keyboard to D2			
	CMP.B #%11111111,D2	;Any '0' in Y – Any key pressed?			
	BEQ XLOOP	;Repeat until key pressed			
	CLR.B D3	;Preset Y counter = 0			
YLOOF	• CMP.B #%11111110,D2	;test for a '0' in Isbit of D2			
	BEQ JOIN	;Exit to concatenate X & Y values			
	ROR.B #1,D2	;Rotate D2 one place right			
	ADD.B #1,D3	;update Y counter			
	BRA YLOOP	;test next bit position for '0'			
JOIN	LSL.B #3,D3	;Shift Y counter 3 places to the left			
	OR.B D3,D1	;Add in X counter			
	RTS	;Return value in bits: 00yyyxxx (0-63 ₁₀)			

Counter-Timer Chips



This example three separate counter-timers Each has clock input, a gate input, and an output:


a)Clock can be supplied from the microprocessor clock, or by an external system.

- b) Gate is a signal that enables/disables counting
- c) The output is changed when the counter reaches a preset value, counted down \rightarrow 0.


Uses:

- Output can be used as interrupt to uP
- Enables accurate time delays to be generated under software control
- Multi-Mode configured by software
- Used for delay instead of software timing loopsfrees up uP to do other tasks
- Can be used to count external events
- Watchdog timer- unless software reloads counter before an initial long count value reaches zero→ resets system. Checks against 'endless loop' type software hangups - ensures continued operation of essential systems.

Examples of two of the many Modes provided by a Counter/Timer Chip:



Mode 3: Square wave generator



Other modes:

Mode 1- Programmable One-Shot,

Mode 4- Software Triggered Strobe,

Mode 2- Rate generator Mode 5- Hardware Triggered Strobe

Part 4. Interrupts:

- Need for interrupts
- Principles of interrupt-driven I/O
- Interrupt programming techniques
- Interrupt Priority & Interrupt Vectors

Output to Port with fixed software delay (without interrupts)

Port Count Deloop	EQU EQU EQU	128 Siz 64 wai	cation of Port e of block to output it loop	PSEUDO-PROGRAMME:
:	ORG	\$000400 Pr	rogram origin	FOR i=1 to 128
	MOVE	#Count,D1		move data from
	LEA LEA	Table,A0 Port,A1	;A0 points to table in memory ;A1 points to Port	table to port
: LOOP1	MOVE.B	(A0)+,D0	;D0←memory([A0])	wait a fixed time
	MOVE.B	D0 (A1)	; [A0]←[A0]+1	END FOR
	JSR	D0,(A1) Delay	;Output data	
	SUB BNE	#1,D1 LOOP1	;decrement loop count	Disadvantages:
:	DINE	LUUPI	;repeat for all 128 data	Need delay time between
Delay Loop2	MOVE SUB	#deloop, D #1,D2	2 ;set up delay loop time ;decrement loop time	outputs to be sufficient for
LOOPZ	BNE	Loop2	;wait for loop time	external devices.
	RTS	TS	;return from subroutine	No handshake used
	ORG	\$002000		Microprocessor tied up by
Table	DS.B	128	;128bytes reserved for data table	programme while waiting

Output to Port with polling (without interrupts)


Portdata Portstat Count	EQU EQU EQU	\$08002 L	Location of Port data Location of Port's status byte Size of block to input	PSEUDO-PROGRAMME:
:	ORG MOVE LEA LEA LEA	#Count, D1 Table,A0 Portdat,A1	;A0 points to table in memory	FOR i=1 to 128 get data from table wait until port ready output data END FOR
LOOP WAIT	MOVE.B MOVE.B AND.B BEQ MOVE.B SUB BNE	(A0)+,D0 (A2),D2 #1,D2 WAIT D0,(A1) #1,D1 LOOP1	;D0←memory([A0]) ; [A0]←[A0]+1 ;Read status ;mask off all but ready bit ;wait for port ready ;Output data to peripheral ;decrement loop count ;repeat for all 128 data	Disadvantages: Limited handshake Microprocessor tied up waiting for peripheral to be ready
Table	ORG DS.B	\$002000 128	;128bytes reserved for data table	

Need Interrupts...

Interrupt Driven I/O

Each interrupt vector to subroutine which:

Gets pointer for next entry, Reads a byte, Outputs to port, Moves pointer to next entry, Saves pointer in memory, Returns from interrupt



OUTPUT	EQU ORG	\$008000 \$000400	Location of O/P Port Start of programme
: INT Y	MOVEMI	. D0-D7/A0-A6,-(A7)	Save environment – general for subroutines
		POINTER,A0	Point A0 to buffer
	MOVE.B (A0)+,D0	Read a byte from buffer
	MOVE.B	D0,Output	Send to O/P port
	MOVE.L	A0, POINTER	Save updated pointer
	MOVEM.L	(A7)+,Do-D7/A0-A6	· ·

Return from interrupt

ORG \$002000 BUFFER DS.B 1024 POINTER DC.L BUFFER

RTE

2

Data Origin Reserve 1024 bytes Reserve long word

In previous example (of last 2 slides): to obtain regular slow timed outputs- interrupt could be caused by a software pre-programmed Timer/counter chip output connected to a processor interrupt line.

Interrupt: Priority & Vectors

Interrupt Priority.

Example of 68000 has 7 levels of interrupt priority:

3 input pins IPL0-IPL2 can have values 0-7 (values negative logic) 0=no interrupt, 1=lowest priority interrupt \rightarrow 7=highest priority level interrupt.


All interrupts at level \geq 3bit mask in 68000 status word are serviced Level 7 is thus a non-maskable interrupt - always serviced Software can control when to service Interrupts < level 7

e.g. don't interrupt time critical processes

Interrupt Address Vectors (Interrupt programme control sequence)

Peripheral provides interrupt signal to Processor

- Processor acknowledges to peripheral that it will accept interrupt
- Peripheral provides interrupt vector to processor
- Processor uses vector to look up location of interrupt handler routine



Multi – Peripheral Interrupt + Acknowledge

Each Peripheral: provides interrupt receives acknowledge **Priority Encoder:** converts IRQ1-IRQ7 to three bits IPL0-IPL2

IACK Decoder: decodes CPU response function code = IACK + address = level & generates IACK1-6

Peripheral with IACK: Provides interrupt vector e.q. 40H

CPU:

gets interrupt vector from memory pointed to by peripheral vector x 4 e.g =100H

Part 5. Serial I/O:


- Asynchronous and synchronous transmission
- UARTs
- Serial I/O under program control
- Other standards

Serial Interfaces


Serial Transmission can be:

- i) Asynchronous (e.g. traditional PC COM1 port)
- ii) Synchronous (e.g. USB Port)

UART chip performs parallel-to-serial conversion on data sent from CPU and serial-to-parallel conversion on data received by CPU. Mechanism of shift register, shift out bits of data byte (or character) one at a time.



Bit-Serial Data



Non-Return to Zero (NRZ), quiescent level='1'

Bit serial data framed by start and stop bits with optional parity bits for error checking. E.g. if 7bit character data(ASCII) then up to 11 bits required per character.

Above example of transmitting character 'R',


in ASCII is 52Hex (1010010b). Seven bit data. (8th MSBit discarded).

Character rate = bit rate / bits per character Bit rate = "baud rate"

Data Link can be:

- 1) Simplex (one way data transfer)
- 2) Half Duplex (two way data transfer, but only one at a time)
- 3) (Full) Duplex (two way data transfer simultaneously)


Typical example of serial communications



Extra signals needed for handshake with external serial devices:

- RTS: Request to send. Computer asks modem if it is ready for data operations
- CTS: Clear to send. In response to RTS modem tells computer data can be sent
- DCD: Data carrier detect. Modem tells computer that it receives carrier tone on the telephone line

UART for 68000 - Asynchronous Communications Interface Adapter)



Using the ACIA: Example Software

Configuring ACIA:

ACIA	EQU	\$800000
CR	EQU	0
	LEA	ACIA,A0
MO	VE.B #%0	0000011,CR(A0)
MO	VE.B #%1	0110101,CR(A0)


;ACIA address ;Control Register Offset ;A0 points to CR ;software reset (user looks up codes in datasheet) ;set baud rate, handshake, interrupt ("")

Receive a Character Subroutine:

RDRF	EQU	0	;RX data ready bit 0 of SR
SR	EQU	0	;Status register offset
DR	EQU	2	;Data register offset
	LEA	ACIA,A0	;A0 points to ACIA
POLL	TST.B	#RDRF,SR(A0)	;Read RX status bit
	BEQ PO	LL	;repeat until char received
	MOVE.B	DR(A0),D0	;get input from ACIA to D0
	RTS		


Transmit a Character Subroutine:

TDRE	EQU	1	;Transmitter data register empty bit
	LEA	ACIA,A0	;A0 points to ACIA
TPOLL	BTST.B #TDRE,SR(A0)		;TX register empty?
	BEQ TPOLL		;Repeat until ready to transmit
	MOVE.B D0,DR(A0)		;Move byte from D0 to ACIA
	RTS		



Universal Serial Bus, USB

fast data + can power small devices from bus e.g. flash memory



Some other Standards:

Firewire (IEEE 1394)

External serial bus for fast data transfer 400Mb/s (developed by Apple). Up to 63 devices can be connected in daisy-chain arrangement. 6 wires: two twisted pair for data $\leftarrow \rightarrow$, power, ground

GPIB, General Purpose Interface Bus (IEEE488).

Parallel Bus developed by Hewlett-Packard for test & measurement equipment 1MByte/s.

24 lines: 8 data lines, 8 ground returns/screening, 3 handshake lines, 5 bus-management lines.

SCSI, Small Computer System Interface ("scuzzy").

Parallel Bus with various variations & connectors

e.g.


a) SCSI-1-25 pin connector 8-bit data + handshake, upto 4Mbytes/s

b) Wide Ultra SCSI-2, 16bit data at 80Mbytes/s


Part 6. Analogue I/O (or Digital meets the real World):

- Digital-to-Analogue (DAC) principles
- Analogue-to-Digital (ADC) principles
- Software Interfacing methods
- Sampling and aliasing
- Programming techniques
- Introduction to digital filtering

Potential Divider Network DAC



Many resistors needed - 2^n where n= number of bits, but all same value




D to A: Type= Binary-Weighted-Input DAC


a) Simple Explanation: Each bit if logic '1' connects resistor to the circuit.
 R values vary as 2:1 from bit to bit with MSB having the lowest value R
 low R → passes highest current → most effect on output voltage.

Disadvantage: need to have many different, precise R values


b) Detailed Explanation: Amplifier -ve input is virtual ground since feedback resistor from V_{out} holds inputs at 0 volts. High impedance input amplifier takes zero input current, so all currents I_0 , I_1 , etc, must pass through feedback resistor, R_f . Total current in feedback resistor, $I_f = b_0 I_0 + b_1 I_1 + b_2 I_2 + \dots$ (With each bit $b_n = 0$ or =1)

So final analogue voltage output= $V_{out} = I_f R_f$





Equivalent circuit for input, D3,D2,D1,D0=1000



Thevenin's Theorem- any circuit can be reduced to an equivalent voltage in series with an equivalent resistor.

Applying theorem to the left of R8 we have Vth=1.25V & Rth=R.

Again voltage across R7=0, then 1.25V through 2R to input will require Vout to be

-1.25V to keep input at zero voltage (Virtual earth).



- Loop1 Output '0' on port pin wait T/2 Output '1' on port pin wait T/2 branch to Loop1 repeat forever
- b) Sawtooth ramp period T (with 8 bit DAC)


initialise D0=0 Loop2 output D0 to DAC increment D0 wait T/256 branch to Loop2 repeat forever

c) Triangular wave period T (with 8 bit DAC)


initialise D0=0 Loop3 output D0 to DAC increment D0 wait T/512 compare D0 to #255 branch to Loop3 if not equal Loop4 output D0 to DAC decrement D0 wait T/512 compare D0 to #0 branch to Loop4 if not equal branch to Loop3 repeat forever

Waveform Generator Pseudo-Programmes





256 steps up/down



DAC performance aspects:

Resolution Improves with number of bits, n. % resolution = $100 \times 1 / (2^n - 1)$


Accuracy Ideally = resolution but in practice less because of accuracy of resistors


Linearity

Linear error is deviation from ideal straight line V_{out}= constant x digital value

Settling Time

Time taken for analogue output value to reach a new value in response to a change in the digital input - depends on RC time constants, internal & external capacitance.





Flash ADC 3-bit example

Input analogue signal fed in parallel to many comparators which compare input against a voltage divider chain. Bits set from bit 0 to the voltage tap just below the input voltage value.


An encoder then converts the signal to binary value. e.g. $V_{in} = V_{example}$ 7.....1 0000111 \rightarrow 011₂



Dual Slope ADC

Start: assume counter is zero and output of integrator=0.

- 1) Switch connects +ve V_{in} to R assume V_{in} steady (sample/hold)
- 2) C charges linearly(const I=V/R) resulting in negative ramp at V₀
- 3) When counter reaches a preset value (time T) counter reset, & control switches input to -V_{ref} causing C to discharge linearly towards zero.
- 4) When Vo reaches zero comparator stops count.
- 5) Count value t1 or t2 depends on size of the input voltage.
- 6) Binary count t1/t2 read out



Main ADC Performance Aspects:

- Conversion Time (application specific & the need to avoid aliasing)
- Conversion Accuracy (increases with number of bits)
- Electrical Power consumption may be limited in small systems (power increases with conversion rate)

Example software to access ADC

ADCstatus	EQU \$8001	ADC status register address
ADCdata	EQU \$8000	ADC data register address
Size	EQU \$80	Number of values to read into table
Table	EQU \$4000	Address of destination table in memory


MOVEA.W A0, ADC status A0 points to ADC status register MOVEA.W A1, ADCdata A1 points to ADC data register D1 holds the number of values to read MOVE D1,\$Size A2 points to Table of values read from ADC MOVEA.W A2,table

Loop MOVE.B \$01,(A0)

Wait


MOVE D0,(A0)**AND A,\$01 BNZ Wait** MOV (A1),D0 MOV $D0_{A2}$ + SUB \$01. D1 **BNZ** Loop

Start ADC Conversion- set SC bit **Read ADC Status** Mask off bits other than EOC bit Wait for End of Conversion EOC **Read ADC value** Store in table, increment table position **Decrement Loop counter** Repeat to complete data table




Sampling & Aliasing Error

- a) For good reconstruction of signals the sampling frequency, f_{sam}, should be > 2 f_{max}, where f_{max} is the maximum signal frequency or, f_{max} ≤ Nyquist frequency (= f_{sam}/2). Example of sufficient sampling: *figure on left*.
- b) Absolute limit of 2 samples per wave cycle $f_{sam} = 2 f_{max}$ (*figure lower left*).
- c) Aliasing errors occur when f_{sam}< 2 f_{max} as illustrated here in the *figure below right.* i.e. less than 2 samples per wave cycle. The reconstructed waveform is then a very different frequency from the original signal.



Simple Digital Processing Example: e.g. moving average filter Analogue signal \rightarrow ADC \rightarrow Digital Processing \rightarrow DAC \rightarrow Processed Analogue signal Typical Filter Processing:



Simple Digital Filtering

Moving Average FIR Filter:

Specific ADC \rightarrow input, x(n) \rightarrow {processing} \rightarrow result, y(n) \rightarrow DAC

 $y(n) = (1/4) \{ x(n) + x(n-1) + x(n-2) + x(n-3) \}$

Use four registers D0,D1,D2,D3 to store signal samples x(n), x(n-1), x(n-2), x(n-3)

LOOP

- Read new ADC value
- Store this new value in D0
- Add D0 to D1
- Divide by 2 (arith shift right) & store in D4 = (1/2){ x(n) + x(n-1)}
- Add D2 to D3
- Divide by 2 & store in D5 $= (1/2)\{x(n-2) + x(n-3)\}$
- Add D4 to D5
- Divide by 2
- Output this value to DAC
- Move D2 contents to D3
- Move D1 contents to D2
- Move D0 contents to D1
- Repeat LOOP forever


= (1/4){ x(n) + x(n-1) + x(n-2) + x(n-3)} x(n-2) → x(n-3) x(n-1) → x(n-2) x(n) → x(n-1) get new x(n)

Note: No need to initialise D1-D3 as not important after 3 programme loops.


Part 7. Microcontrollers for small embedded systems:

- Configurations
- Architectures
- Features
- Other aspects

Comparison of microcontroller with microprocessor



Computer Architectures:




Most microprocessors use von Neumann architecture as Harvard would need many more pins to access two external buses.


However, more processing efficient Harvard Architecture with two buses easily implemented internally within a microcontroller.

Multi-Processor / Parallel Processing

Flynn's Classification

Single Instruction Stream, Single Data Stream(SISD)





Microcontroller Example. An industry standard : 8051

Don't worry too much about complicated schematic on left. Mainly to show here the very many features included within one chip. Main ones are highlighted: Ports0-3, RAM, ROM, ALU, Oscillator, serial port, timer/counter, etc

8051 chip Includes: central processor ROM & RAM 3 counter/timers 4 parallel ports 1 Serial port

Requires only crystal for clock and Vcc.

Ports can be used to expand ROM & RAM bus externally 8bit microcontrollers:

Texas

MSP430

64(55)

3

Some Microcontrollers

RISC-like

Serial, ADC,

LCD, low power

4k-32k

(OTP)

256-1k

Device	Pins(I/O) Counters	s RAM	ROM	Features
Intel 8051	40(32)	2	128	4k	Serial I/O Ext. memory
Microchip PIC	18(12)	1	32	512	RISC
Motorola 68HC11	52(40)	2	256	8k	A/D Watchdog
Texas TMS370	68(55)	2	256	4k	Ext memory A/D, Serial,WDT
Zilog eZ80190	100(46)	6	8k	0	Multiply, Serial Ext Memory16M
16bit micr	ocontrolle	ers:			-
Device	Pins(I/O)	Counters	RAM	ROM	Features
Renesas/ Hitachi H8/3032	80(63)	5	2k	64k	Ext Memory 1M Serial, 8x ADC PWM
Intel MCS-96 (family)	68(40)	2	232	8k	Ext Memory 64k Serial, ADC, WDT, PWM

Very many types & manufacturers produce various versions with different facilities, e.g:

a) Speed: reduce
→1 clock / instruction


b) Memory
Data RAM upto 2kbyte
Programme ROM upto128kbytes+
Types: EPROM, Flash, EEROM.

c) Communications RS232 I²C, 1-wire CAN bus, Ethernet, etc d) Peripheral Drivers,

LCD, etc

Multi-Core and Parallel Processing


- Recent progress in processor speeds curbed by power dissipation problems. Every transistor switch action has I*V. Very many transistors at any one time often doing nothing but still dissipate heat!
- Over-clocking say from 3GHz to 3.6GHz possible beyond manufacturers specifications → running hot reduces component lifetime→ plan redundancy use 10year guarantee computer for only 4year
- Supercomputers- similar problems. Germanium Arsenide logic + exotic components + liquid cooling → faster clocks.
- Supercomputer progress only through vastly parallel machines with many processors (groups of 1000's of PCs) - massively parallel hardware and applications
- Desktop PCs co-opted supercomputer model → 2 to 4 CPU cores on a single die. 'Dual core', 'Quad core'








- Typical 2 CPUs each with own L1 cache, share single L2 cache, that accesses single external bus to off-chip memory (Cache memory- see later)
- But typically only ~1/3 of presently written PC programs can be parallelised → only 50% speedup as go from single → dual core (not the expected 100% - Amdahl's law)
- Single bus from L2 to off chip external RAM memory still a bus bottleneck
- Programs only fast as long as work from L1.
 But L1 size typically only 32-64kbytes! Small programs!, L2 typically 4Mbytes
- Multi-core (2 -4) use is presently optimised by operating system: multiple programs written for single core. Primarily for speeding up Multi-tasking, Multiple threads
- Moving towards Many-cores >>4,
- Many-cores → really need to program specifically for parallel processors, need effective parallel languages, auto-parallelising compiler → Active Research Area



9 processor elements on a single chip:

1 x 64 bit PowerPC processor element (PPE) optimised for operating system/control 8 x Synergistic processor elements (SPE) optimised for compute intensive applications PPE access main storage via load/store to private register file. Operating system neutral SPE access main storage via DMA to local memory for data & programme See: http://www-01.ibm.com/chips/techlib/techlib.nsf/products/Cell_Broadband_Engine



Today: 1) Top of the range PC Quad-core 30Gigaflops;
 2) Roadrunner super computer (~ 130kcores = 13k Cell processors[9core]+ 7k AMD dual core) → 1.7 Petaflop

Future/Now: Processors as 'CORES' in FPGAs Field Programmable Gate Arrays

Gate arrays- a sea of uncommitted logic cells can be configured as complex system that includes several microprocessors.

For example, a single Xilinx Virtex 4 family FPGA chip can include

- Two PowerPC 32bit RISC processors
- 192 DSP slices (multiply-accumulate units- for signal processing)
- 4 x 10/100/1000 Ethernet interfaces
- 142K Logic cells
- Block RAM

etc

FPGAs can be re-configured in application to provide various functionalities. e.g. mobile phone, GPS receiver, etc.

FPGA cores often operate at lower voltage than data buses, often mixed voltage buses.... therefore there is a need to convert logic levels between buses.....

Multi-Voltage Level Systems

Systems often utilise more than one voltage level logic to optimise the system by making use of the most appropriate chips. Various logic level standards: 5V, 3.3V, 2.5V, 1.8V, 1.5V, etc.


Lower voltage \rightarrow faster + lower power dissipation

Need bidirectional bus transceivers with voltage level shifting between different voltage buses.

Example below where, say, bus A is 5V logic and bus B is 3.3V logic.


Chip with 8 or 16 data lines, each connected as shown here.

Buses can be isolated or joined by ~ Enable line, while data left-right direction is set by Direction line.




Part 8. Other System Aspects:


- Direct Memory Access
- Cache memory
- Operating systems & Multi-tasking
- Connecting to sensors & actuators I²C, 1-wire, CAN
- Programming, cross compiling, system debug




DMA Controlled Memory-->I/O



Direct Memory Access, DMA, cont'd




DMA modes:



CACHE MEMORY For Faster Programs


Memory Hierarchy of a Modern Computer System

- Present the user with as much memory as is available in the cheapest technology.
- Provide access at the speed offered by the fastest technology.




Who Cares About the Memory Hierarchy?





Memory Cache for faster programmes



Cache memory – local fast memory used to hold pre-fetched operation codes

Speed-up depends on (i) ratio of cache memory speed to main memory speed,

(ii) how often op-code is already in cache (a hit),

(iii) average number of machine/clock cycles per instruction

Cache controller needs to (a) 'look ahead' in programme to fetch instructions.

(b) keep address tags of instructions to identify 'hits'

Note that the 68000 uses a standard simple 2-word pre-fetch, absorbing some program op-code fetch cycles within execution cycles as many clock cyles/instruction.

The principle of locality

- **Temporal locality** means it's likely to be referenced again soon
- Spatial locality means nearby items are likely to be needed soon

(Analogy: books on a library desk)

• Locality is clear for **instruction** reads:

Temporal: Programs have lots of loops.

Spatial: Most of the time instrs accessed sequentially.


and it happens only a bit less for data read/write:


- Parts of a data structure mostly takes up contiguous chunks of memory.
- A program tends to make several accesses to a particular data structure in quick succession.


Memory Hierarchy: Terminology


- Hit: data appears in some block in the upper level (example: Block X)
 - Hit Rate: the fraction of memory access found in the upper level
 - Hit Time: Time to access the upper level which consists of RAM access time + Time to determine hit/miss
- ^o Miss: data needs to be retrieve from a block in the lower level (Block Y)
 - Miss Rate = 1 (Hit Rate)
 - Miss Penalty: Time to replace a block in the upper level + Time to deliver the block the processor

° Hit Time << Miss Penalty










The left-hand side is a microphotograph of the Pentium 4 processor chip, and the right-hand side shows the major blocks in the processor.




Operating System

- Overall OS: Co-ordinates, optimises efficiency, schedules tasks (processes).
- Applications use resources provided by OS
- OS hides details of the hardware.

Task Scheduling:

Each process is in one of three states:

- Runnable: available & waiting
- Running: running now
 - Blocked: waiting for an essential resource to become available.



Multi-Tasking

OS safely switches contexts between processes.

Time Scheduler saves current process's context (volatile portion) and invokes a new Process.

Present state of each process must be saved at end of running it.

Previous state of each process must be restored at the start of running it again.

Use separate stack areas for each process to save register status.

Connecting to other systems

Previously we mentioned RS232, USB, Firewire, SCSI, etc as main standards for microprocessor / computer connection to peripherals.

Main standards for microprocessor/controllers networking to sensors/actuators:

CAN, Controlled Area Network

Balanced 2-wire interface with differential line drivers / receivers (like RS485) Used in Automobile, Transport & Industry for up to 100m communications. e.g. Automotive Bus, Industrial Field Bus


• **I**²**C**,

Fast 2-wire bus, up to 400kbits/s

• 1-wire,

Single wire used by master to communicate with slaves, also used to power slave devices. Economic in hardware resources. Ideal for short distances.

CANbus



Each byte transmitted as Non-Return to Zero, NRZ, asynchronous, with start & stop bits (like RS-232.).

Balanced 2-wire interface with differential line drivers & receivers in parallel (like RS422/RS485).

Data sent in frame:

Start of Frame

Arbitration Control: 11-29 bits determine priority of message, arbitrates between devices.

Data: 0-8 bytes of data

Cyclic Redundancy Check: 15 bit checksum

Acknowledge: any CANbus device receiving acknowledges TX retransmits if none.

End of Frame

I²C Bus

Each device on bus has unique address. Multi-master- more than 1 device can control bus. Arbitration between contending devices.

Serial 8bit data. Two wire bus shared by all devices: SDA Serial Data line;SCL Serial Clock Line

Example:


1) Suppose microcontroller A wants to send information to microcontroller B:

- microcontroller A (master), addresses microcontroller B (slave)
- microcontroller A (master-transmitter), sends data to microcontroller B (slave- receiver)
- · microcontroller A terminates the transfer


2) If microcontroller A wants to receive information from microcontroller B:

- microcontroller A (master) addresses microcontroller B (slave)
- microcontroller A (master- receiver) receives data from microcontroller B (slave- transmitter)
- microcontroller A terminates the transfer.

the master (microcontroller A) generates the timing and terminates the transfer.



1-wire (Maxim-Dallas)



Device families include: ADC, DAC, Analogue Switches, Memory, Temperature Sensors, etc.

Programming Microprocessors/Microcontrollers

Directly in Low Level Assembler Language.

- Slow, tedious, unforgiving, only practical for small systems
- Timing for critical programme loops and for interfaces can be set precisely from number of clocks/intruction.
- Memory use/allocation can be easily organised/kept within bounds.
- Better to understand what is actually happening in fine detail.
- Difficult to appreciate the whole design.

Indirect via Cross Compiling from Higher Level Language, e.g. C

- Relatively quick, easy to implement in C, often necessary for large systems
- Difficult to ensure the precise timing of critical parts.
- Care must be taken in memory use and data variable type assignment.
- Easy to appreciate the whole and verify overall design functionality.

In practice overall system often written in a higher language with some time critical sub-systems written directly in the relevant assembler language.

System Debug Tools

- ROM Emulator.(software development in real system) Replace programme ROM in its socket by lead to 'PC' which provides code CPU and remainder of target embedded system as is. Allows code to be run from any given address up to user selectable breakpoints.
- In-Circuit Emulator, ICE (real in-system verification)

Extract CPU from socket (or attach adaptor & tristate CPU) and replace by ICE system. ICE provides as for ROM emulator + more control: permits full view of system, signals and bus devices with full trace facilities.

• Logic Analyser (real system hardware debug)


Multi-channel, multi-signal digital oscilloscope / monitor, specially for detailed analysis of system bus. Most useful for debugging specific problem events, e.g. system timing of communications between devices.

Simulator (virtual system)

Software simulation – no use of actual hardware.

Course Summary

Microprocessor System



Problem Sheet 1: Address Decoding

A 68000 microprocessor with address lines A_1 - A_{23} is to be connected to memory chips:

- a) Two ROM memory chips (each 2k x 16) 11 address lines A_0 - A_{10} /ROM (chip select)
- a) Two RAM memory chips (each 4k x 16) 12 address lines A₀-A₁₁, /RAM (chip select), /WRITE

The required address space is:

ROM	0000H-0FFFH
RAM	1000H-2FFFH

Outline the connections for :

- a) Simplest linear address decoding, assuming no other devices are on the bus
- b) Full address decoding, allowing for system expansion
- c) Full address decoding as in (b) but when the above chips are not available and the only chips available are 2k x 8 ROMs and 4k x 8 RAMs

Work out for next week- we'll go over possible solutions in lecture

Problem Sheet 2: General Review

- 1) Draw and label the block diagram of a small microprocessor system that might be used in a dedicated application. What is the function of each section.
- 2) Outline the sequence of operations involved in the execution of a typical instruction by a microprocessor such as a 68000. Provide a labelled timing diagram.
- 3) Explain the differences between (a) operation-code (programme word) fetch cycle,(b) data memory read cycle, and (c) data memory write cycle.
- 4) What is meant by a 'wait state' and how does its use affect the microprocessor bus control signals and memory cycle times. What devices initiate wait states?
- 5) Discuss the operation and use of the programme counter and stack pointer and show how they control the sequence of programme execution.
- 6) Explain the difference between static and dynamic RAM. What are the different types of non-volatile memory?
- 7) A particular peripheral chip contains four internal address locations which may be written to or read from. Draw a diagram of the bus connections necessary to connect two such chips to a microprocessor using (a) linear addressing (b) fully decoded addressing.
- 8) Explain the operation of data latches and buffers. How are these used for microprocessor input and output ports?
- 9) What functions can be performed by counter-timer chips and how might these be used?

Problem Sheet 3: General Review

- 1) Explain the time sequence of actions that occur when a subroutine is called from the main programme with particular reference to role of the stack pointer.
- 2) How does an external device interrupt the microprocessor programme? What is meant by interrupt priority and how does the microprocessor control which devices can cause interrupts?
- 3) Explain the difference between synchronous and asynchronous serial data communication and sketch a typical asynchronous data character. How would you obtain this signal from an 8bit parallel data byte?
- 4) How does a Universal Asynchronous Receiver/Transmitter interface with (a) external systems, and (b) with its host microprocessor?
- 5) Explain the operation of three types of digital to analogue convertors(DAC):(a) Potential divider network DAC, (b)Binary weighted input DAC, and (c) R-2R ladder DAC.
- 6) With the aid of pseudo-code or flow charts explain microprocessor programme sequences that use an 8-bit DAC to generate the following analogue signal patterns:
 (a) square wave whose amplitude is software controlled, (b) a square wave whose period is software controlled, (c) a full amplitude sawtooth wave, and (d) a full amplitude triangular wave.
- 7) How might a microprocessor utilise a timer/counter chip, an input port, and a DAC to provide an analogue sawtooth wave whose period is controlled by an external digital input.

Problem Sheet 4 : General Review

- 1) Explain the following types of Analogue to Digital Convertors (ADC) operate: (a) Successive approximation, (b) Flash ADC, and (c) Dual slope ADC.
- 2) What is meant by aliasing error? What does the Nyquist frequency signify? What is the minimum sampling rate required for signals which contain frequency components up to 20kHz?
- 3) A microprocessor system has two ADC inputs, one DAC output, and an alarm bell operated by a single output port bit. The two ADC inputs monitor the voltage across an electric motor and the current taken by it.
 Provide the pseudo-code, or flow chart, for a microprocessor programme that outputs an analogue value proportional to the electric power taken by the motor and also rings an alarm whenever the power taken exceeds a preset maximum value. (*hint: power = voltage x current*)
- 4) The motor of question (4) produces many short-term current spikes that cause false alarms. Modify the pseudo- programme/ flow chart to reduce the effects of spikes by averaging over 8 successive current samples.
- 5) Describe a typical microcontroller and highlight its essential features, identifying their uses.
- 6) Choose a typical microcontroller application and show how the microcontroller is used.
- 7) What is Direct Memory Access (DMA) and why is it used?
- 8) What is Cache memory and what is it's purpose?
- 9) Provide a brief description of different types of microcontroller network: I²C; CANbus; and 1-wire.
- 10) Outline the essential features of an operating system. What is meant by multi-tasking?